Our next-generation JasperGold® Formal Verification Platform features machine learning technology and core formal technology enhancements across all JasperGold apps.
Smart Proof Technology
The new JasperGold platform represents the latest stage of ongoing proof-solver algorithm and orchestration improvements. This latest platform incorporates Smart Proof Technology to improve verification throughput for all JasperGold apps. Machine learning is used to select and parameterize solvers to enable faster first-time proofs. Additionally, machine learning is used to optimize successive runs for regression testing, either on premises or in the cloud. With Smart Proof Technology, proofs speed up on average by 2X out of the box, and 5X on regression runs.
Advanced Design Scalability
Given today’s larger and more complex SoC designs, the design compilation process sets the maximum size of design, and the compute resources necessary, to start formal analysis. The updated JasperGold platform delivers more than 2X design compilation capacity with an average of 50% reduction in memory usage during compilation. Additionally, engineers can effectively scale design capacity through advanced parallel compilation technologies that optimally use available compute resources, and by running proofs on the Cloud.
Formal Signoff Enhancements
The platform’s new formal coverage technologies let engineers perform IP signoff purely within the JasperGold platform. These new formal signoff technologies include improved proof-core accuracy, new techniques to derive meaningful coverage from deep bug hunting and new formal coverage analysis views. Together those features deliver signoff-quality formal coverage metrics and enable multi-engine chip-level verification closure.
The JasperGold Formal Verification Platform, part of the Cadence® Verification Suite, offers comprehensive coverage in the vManager™ Metric-Driven Signoff Platform, which combines JasperGold formal results with Xcelium™ simulation and Palladium® emulation metrics to speed overall verification closure.
安卓加速器 on formal verification for post-silicon debug, property synthesis, low power, RTL designer signoff, Superlint, and cache coherent protocols.
飞鸽加速器vp-outline
Click through to the next section for articles and presentations.